AMBA Based Advanced DMA Controller for SoC
نویسندگان
چکیده
this paper describes the implementation of an AMBA Based Advanced DMA Controller for SoC. It uses AMBA Specifications, where two buses AHB and APB are defined and works for processor as system bus and peripheral bus respectively. The DMA controller functions between these two buses as a bridge and allow them to work concurrently. Depending on the speed of peripherals it uses buffering mechanism. Therefore an asynchronous FIFO is used for synchronizing the speed of peripherals. The proposed DMA controller can works in SoC along with processor and achieve fast data rate. The method introduced significant volume of data transfer with very low timing characteristics. Thus it is a better choice in respect of timing and volume of data. These two issues have been resolved under this research study. The results are compared with the AMD processors, like Geode GX 466, GX 500 and GX 533, and the presence and absence of DMA controller with processor is discussed and compared. The DMAC stands to be better alternative in SoC design. Keywords—FPGA; AMBA; DMA; DMA Controller; SoC; data transfer rate; FIFO
منابع مشابه
Amba Dedicated Dma Controller with Multiple Masters Using Vhdl
This paper describes implementation of DMA controller of AMBA Bus with two masters using VHDL. DMA controller is a synthesizable soft IP core connected to the AMBA AHB Bus for easy integration into SOC implementation. The Direct Memory Access (DMA) Controller is a hardware feature that enables movement of blocks of data from peripheral to memory, memory to peripheral or memory to memory. This m...
متن کاملLOW-POWER SYSTEMS-ON-CHIP Bus encoding architecture for low-power implementation of an AMBA-based SoC platform
Advanced microcontroller bus architecture (AMBA) is rapidly becoming the de facto standard for new system-on-chip (SoC) designs. The bus protocol is complex, making any peripherals that can interface to it valuable intellectual property (IP). This paper presents a lowpower bus encoding architecture which is able to deal with the complex advanced highperformance bus (AHB) protocol within AMBA, w...
متن کاملInterrupt Controller for Digital Design using AMBA Protocol
The Interrupt Controller is designed to interface with the AMBA bus. It can make the system more efficient and more responsive to critical events. Interrupt controller is designed with the concept of priority for immediate selection of peripherals which requires attention or service. The interrupt is necessary for any embedded processor based SOC design that is running a Real Time Operating Sys...
متن کاملHPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification Mechanisms
Bus-based system-on-a-chip (SoC) design has become the major integrated methodology for shortening SoC design time. The main challenge is how to verify on-chip bus protocols efficiently. Although traditional simulation-based bus protocol monitors can check whether bus signals obey bus protocol or not. They are still lack of an efficient bus protocols verification environment such as FPGA-level ...
متن کاملScalability Analysis of Evolving SoC Interconnect Protocols
To face evolving communication requirements in Systemon-Chip (SoC) designs, interconnect fabric capabilities can be improved by adopting new topologies or new protocols. This paper will focus on the latter approach, analyzing the scalability features under increasing system load of shared bus STBus and AMBA AXI interconnects as opposed to the widely deployed AMBA AHB architecture.
متن کامل